第三章 Instruction-Level Parallelism and Its Dynamic

浙大计算机 陈文智 chenwz@zju.edu.cn

• 有几种竞争?

- •结构竞争有几种情况?如何解决
- 数据竞争有几种情况? 如何解决
- 控制竞争如何解决? 如何解决?
- •多周期以后引进何种新竞争?

3.5 Instruction-Level Parallelism: Concepts and Challenges

3.5.1 提高流水线性能的思路 ● 直观思路: **缩小流水线的CPI**

因为Speedup= ----CPlunpipelined CPlpipelined

CPIpipelined

= Ideal pipeline CPI+ pipelined stall cycles per instruction

=1+ Structual stalls + RAW stalls + WAR stalls + WAW stalls + Control stalls

所以: 缩小CPIpipelined的途径就是: →减少各种竞争造成的停顿周期数 →或者减少理想CPI

各种高级流水线技术及其作用对象:

Technique	Reduces	Section	4TH
Forwarding and bypassing	Potential data hazard stalls	A.2	A.2
Delayed branches and simple branch scheduling	Control hazard stalls	A.2	A.2
Basic dynamic scheduling (scoreboarding)	Data hazard stalls from true dependences	A.8	A.7
Dynamic scheduling with renaming	Data hazard stalls and stalls from antidependences and output dependences	3.2	2.4
Dynamic branch prediction	Control stalls	3.4	2.3
Issuing multiple instructions per cycle	Ideal CPI	3.6	2.7,2.8
Speculation	Data hazard and control hazard stalls	3.5	2.6
Dynamic memory disambiguation	Data hazard stalls with memory	3.2, 3.7	2.4,2.6
Loop unrolling	Control hazard stalls	4.1	2.2
Basic compiler pipeline scheduling	Data hazard stalls	A.2, 4.1	A.2,2.2
Compiler dependence analysis	Ideal CPI, data hazard stalls	4.4	G.2,
Software pipelining, trace scheduling	Ideal CPI, data hazard stalls	4,3	G.3
Compiler speculation	Ideal CPI, data, control stalls	4.4	G.4,G.5

3.5.2 Instruction-Level Parallelism

- Basic Block ILP is guite small
 - 程序基本块:指不包括转入(除程序入口)和转出
 (除程序出口)指令的连续代码序列,通常由6-7条
 指令组成。
 - 根据统计,在整数程序中动态转移的概率为15%~25%,
 即程序中一对转移指令之间仅含4~7条指令)
 - 考虑到基本块内指令之间存在各种相关性,所以程序
 基本块内可重叠执行的指令数远少于6条。

• 如何将此类LLP转化为ILP?

首先把loop按每次迭代代码序列展开,
 再根据代码指令指令之间相关性进行调度。

3.5.3 Data Dependence and Hazards

- -, True Data Dependence:
 - Instr_J is data dependent on Instr_I
 Instr_J tries to read operand before Instr_I writes it

 $\int I: add r1, r2, r3$ J: sub r4, r1, r3

- or Instr_J is data dependent on Instr_K which is dependent on Instr_I
- Caused by a "True Dependence" (compiler term)
- If dependence caused a hazard in the pipeline, called a Read After Write (RAW) hazard

\equiv Name dependence

- when 2 instructions use same register or memory location, called a name, but no flow of data between the instructions associated with that name;
- Anti-dependence
 - Instr_J writes operand <u>before</u> Instr_I reads it

$$\begin{array}{c} I: \text{ sub } r4, r1, r3 \\ J: \text{ add } r1, r2, r3 \\ K: \text{ mul } r6, r1, r7 \end{array}$$

- called an "anti-dependence" by compiler writers. This results from reuse of the name "r1"
- If anti-dependence caused a hazard in the pipeline, called a Write After Read (WAR) hazard

Output dependence

Instr_J writes operand <u>before</u> Instr_I writes it.

- Called an "output dependence" by compiler writers This also results from the reuse of name "r1"
- If out-dependence caused a hazard in the pipeline, called a Write After Write (WAW) hazard

Ξ 、 Types of data hazards



3.6 Overcoming Data Hazards with Dynamic Scheduling($4^{\text{TH}}{:}2.4)$

• 3.6.1 Key idea:

Allow instructions behind stall to proceed

DIVD F0,F2,F4 ADDDF10,F0,F8 SUBD F12,F8,F14

- Enables out-of-order execution and allows out-of-order completion
- Will distinguish when an instruction *begins execution* and when it *completes execution*; between 2 times, the instruction is *in execution*
- In a dynamically scheduled pipeline, all instructions pass through issue stage in order (in-order issue)

Advantages of Dynamic Scheduling

- Handles cases when dependences unknown at compile time
 - (e.g., because they may involve a memory reference)
- It simplifies the compiler
- Allows code that compiled for one pipeline to run efficiently on a different pipeline
- Hardware speculation, a technique with significant performance advantages, that builds on dynamic scheduling

Dynamic Scheduling Step

- Simple pipeline has 1 stage to check both structural and data hazards: Instruction Decode (ID), also called Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
- *Issue*—Decode instructions, check for structural hazards
- Read operands—Wait until no data hazards, then read operands

3.6.2 Dynamic Scheduling with a Scoreboard

Scoreboarding

- Named after CDC6600 scoreboard
- Allowing instructions to execute out of order when there are sufficient resources and no data dependences.
- In-order issue
- Out-of order completion
- Executing an instruction as early as possible

Basic structure of a pipelined processor with a scoreboard



2014/11/9

The pipeline stages with scoreboard

- The Five stages: IF, ID, EX, MEM, WB
 - IF: the same for all instructions
 - ID: split into two stages: issue and read operands
 - EX: no change
 - MEM: omitted for only concentrating on the FP operations
 - WB: no change
- So, the stages are:
 (IF), IS, RO, EX,(MEM),WB.

Pipeline stage description

- Issue: a instruction is issued when
 - The functional unit is available and
 - No other active instruction has the same destination register.
 - Avoid strutural hazard and WAW hazard
- Read Operands (RO)
 - The read operation is delayed until the operands are available.
 - This means that no previously issued but ncompleted instruction has the operand as its destination.
 - This resolves **RAW** hazards dynamically
- Execution (EX)
 - Notify the scoreboard when completed so the functional unit can be reused.
- Write result (WB)
 - The scoreboard checks for WAR hazards and stalls the completing instruction if necessary.

The scoreboard algorithm

- Scoreboard-takes full responsibility for instruction issue and execution
 - Create the dependence records
 - Decide when to fetch the operand
 - Decide when to enter execution
 - Decide when the result can be written into the register file
- Three data structure
 - Instruction status:
 - which of the four steps the instruction is in
 - Functional unit status: buzy,op,Fi, Fj,Fk,Qj,Qk,Rj,Rk
 - Register result status:
 - which functional unit will write that register

			Instruction status										
Instruc	tion	Issue	Read operands	Execution complete	Write result								
LD	F6,34(R2)	\checkmark	\checkmark	\checkmark	\checkmark								
LD	F2,45(R3)	\checkmark	\checkmark	\checkmark									
MULTD	F0,F2,F4	\checkmark											
SUBD	F8,F6,F2	\checkmark											
DIVD	F10,F0,F6	\checkmark											
ADDD	F6,F8,F2												

	Functional unit status											
Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk			
Integer	Yes	Load	F2	R3				No				
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes			
Mult2	No											
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No			
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes			

		Register result status										
	FO	F2	F4	F6	F8	F10	F12		F30			
FU	Mult1	Mult1 Integer Add Divide										

Three Parts of the Scoreboard

- Instruction status—which of 4 steps the instruction is in
- Punctional unit status—Indicates the state of the functional unit (FU). 9 fields for each functional unit

Busy-Indicates whether the unit is busy or not

Op—Operation to perform in the unit (e.g., + or –)

Fi—Destination register

Fj, Fk—Source-register numbers

Qj, Qk—Functional units producing source registers Fj, Fk

Rj, Rk—Flags indicating when Fj, Fk are ready

B Register result status—Indicates which functional unit will write each register, if any. Blank when no pending instructions will write that register

Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	Busy(FU)← yes; Op(FU)← op; Fi(FU)← `D'; Fj(FU)← `S1'; Fk(FU)← `S2'; Qj← Result('S1'); Qk← Result(`S2'); Rj← not Qj; Rk← not Qk; Result('D')← FU;
Read operands	Rj and Rk	Rj← No; Rk← No;Qj=0;Qk=0
Execution complete	Functional unit done	
Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f) ≠Fi(FU) or Rk(f)=No))	∀f(if Qj(f)=FU then Rj(f)← Yes); ∀f(if Qk(f)=FU then Rj(f)← Yes); Result(Fi(FU))← 0; Busy(FU)← No

$$\begin{cases} F_{j}(f) = F_{i}(FU) \\ R_{j}(f) = NO \\ F_{j}(f) = F_{i}(FU) \\ R_{j}(f) \neq NO \\ F_{j}(f) \neq F_{i}(FU) \\ R_{j}(f) = NO \\ \begin{cases} F_{j}(f) \neq F_{i}(FU) \\ R_{j}(f) = NO \\ \\ F_{j}(f) \neq F_{i}(FU) \\ R_{j}(f) \neq NO \\ \end{cases} \begin{cases} F_{j}(f) \neq F_{i}(FU) \\ F_{j}(f) \neq F_{i}(FU) \\ R_{k}(f) = NO \\ \end{cases} \begin{cases} F_{k}(f) \neq F_{i}(FU) \\ R_{k}(f) = NO \\ \\ F_{k}(f) \neq F_{i}(FU) \\ R_{k}(f) \neq NO \\ \end{cases}$$

Vf((Fj(f) ≠Fi(FU) or Rj(f) = No) & (Fk(f) ≠ Fi(FU) or Rk(f) = No))

Example: Instruction status



40CC

ADDD/SUBD : 2CC

	Ins	tructi	ion st	atus
Instruction	IS	RO	EX	WB
LD	\checkmark		\checkmark	\checkmark
LD				
MULTD				
SUBD				
DIVD				
ADDD				
	I		1	

Scoreboard Example







Issue 2nd LD?



Issue MULT?

Instruc	tion sta	atus			Read	Executio	nWrite					
Instruc	tion	j	k	Issue	operand	scomplete	e Resul	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3									
MULT	DF0	F2	F4									
SUBD	F8	F6	F2									
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
Functional unit status			JS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name	9	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Intege	er	No								
		Mult1		No								
		Mult2		No								
		Add		No								
		Divide	е	No								
Register result status			IS									
Clock	<			F0	F2	F4	F6	F8	F10	F12		F30
4			FU									





Instruc	tion sta	atus			Read	Executio	ı Write					
Instruc	tion	j	k	Issue	operand	s complete	e Resul	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7						
MULTE	F0	F2	F4	6								
SUBD	F8	F6	F2	7								
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
Functional unit status						dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time Name		е	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
		Integ	er	Yes	Load	F2		R3			-	Yes
		Mult1		Yes	Mult	F0	F2	F4	Integer		No	Yes
		Mult2	2	No								
		Add		Yes	Sub	F8	F6	F2		Integer	Yes	No
		Divid	е	No								
Register result status												
Clock	<			F0	F2	F4	F6	F8	F10	F12		F30
7			FU	Mult1	Integer			Add				

Read multiply operands?

Instruct	tion sta	atus			Read	Executio	ı Write					
Instruct	tion	j	k	Issue	operands	s complete	Result	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7						
MULTE	F0	F2	F4	6								
SUBD	F8	F6	F2	7								
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
Functional unit status						dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name	9	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	ər	Yes	Load	F2		R3			-	Yes
		Mult1		Yes	Mult	F0	F2	F4	Integer		No	Yes
		Mult2		No								
		Add		Yes	Sub	F8	F6	F2		Integer	Yes	No
		Divid	e	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	er resu	lt statu	IS									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
8			FU	Mult1	Integer			Add	Divide			

Instruc	nstruction status				Read	Executio	ı Write					
Instruc	tion	j	k	Issue	operand	s complete	e Resul	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6								
SUBD	F8	F6	F2	7								
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
Functional unit status						dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name	Э	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Intege	er	No								
		Mult1		Yes	Mult	F0	F2	F4			Yes	Yes
		Mult2		No								
		Add		Yes	Sub	F8	F6	F2			Yes	Yes
		Divide	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	er resu	lt statu	IS									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
8			FU	Mult1				Add	Divide			

Instruct	tion sta	atus			Read	Executio	ı Write					
Instruct	tion	j	k	Issue	operand	s complete	Result	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9							
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
Functional unit status						dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name	,	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Intege	ər	No								
	10	Mult1		Yes	Mult	F0	F2	F4		-	Yes	Yes
		Mult2		No								
	2	Add		Yes	Sub	F8	F6	F2			Yes	Yes
		Divide	Э	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	er resu	lt statu	S									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
9			FU	Mult1				Add	Divide			

Read operands for MULT & SUBD? Issue ADDD?

Instruc	tion sta	atus			Read	Executio	o Write					
Instruc	tion	j	k	Issue	operand	ls complet	e Resul	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11						
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
Functio	onal un	it stati	us			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	er	No								
	8	Mult1		Yes	Mult	F0	F2	F4			Yes	Yes
		Mult2		No								
	0	Add		Yes	Sub	F8	F6	F2			Yes	Yes
		Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	er resu	lt statı	JS									
Clock	<			F0	F2	F4	F6	F8	F10	F12		F30
11			FU	Mult1				Add	Divide			

Instruct	tion sta	atus_			Read	Execution	Write					
Instruct	tion	j	k	Issue	operands	s complete	Result	-				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
Functio	nal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name)	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Intege	ər	No								
	7	Mult1		Yes	Mult	F0	F2	F4		-	Yes	Yes
		Mult2		No								
		Add		No								
		Divide	e	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	er resul	lt statu	IS									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
12			FU	Mult1					Divide			

Read operands for DIVD?

Instruc	tion sta	atus			Read	Execution	ı Write					
Instruc	tion	j	k	Issue	operands	s complete	Result	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13								
Functio	onal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name Bi				Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer											
	6	Mult1		Yes	Mult	F0	F2	F4		-	Yes	Yes
		Mult2		No								
		Add		Yes	Add	F6	F8	F2			Yes	Yes
		Divide	e	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	Register result status											
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
13			FU	Mult1			Add		Divide			

Instruc	tion sta	atus			Read	Execution	Write					
Instruc	tion	j	k	Issue	operands	s complete	Result	ł				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14							
Functio	nal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name				Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer											
	5	Mult1		Yes	Mult	F0	F2	F4		-	Yes	Yes
		Mult2		No								
	2	Add		Yes	Add	F6	F8	F2		-	Yes	Yes
		Divide	e	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	Register result status											
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
14			FU	Mult1			Add		Divide			

Instruct	tion sta	atus			Read	Execution	ı Write					
Instruct	tion	j	k	Issue	operands	s complete	Result	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14							
Functio	nal un	it statı	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name				Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer											
	4	Mult1		Yes	Mult	F0	F2	F4		-	Yes	Yes
		Mult2		No								
	1	Add		Yes	Add	F6	F8	F2		-	Yes	Yes
		Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	er resu	lt statu	IS									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
15			FU	Mult1			Add		Divide			

Instruc	tion sta	atus			Read	Executio	ı Write					
Instruct	tion	j	k	Issue	operands	s complete	e Resuli	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14	16						
Functio	onal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name				Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	I ime Ivame Integer											
	3	Mult1		Yes	Mult	F0	F2	F4		-	Yes	Yes
		Mult2		No								
	0	Add		Yes	Add	F6	F8	F2		-	Yes	Yes
		Divide	Э	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	er resu	lt statu	IS									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
16			FU	Mult1			Add		Divide			

Instruc	tion sta	atus			Read	Executio	ı Write					
Instruc	tion	j	k	Issue	operands	s complete	Result	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14	16						
Functio	nal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name	e e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Intege	ər	No								
	2	Mult1		Yes	Mult	F0	F2	F4		-	Yes	Yes
		Mult2		No								
		Add		Yes	Add	F6	F8	F2		_	Yes	Yes
		Divide	e	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	Register result status											
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
17			FU	Mult1			Add		Divide			

Write result of ADDD?

Instruc	tion sta	atus			Read	Executio	ı Write					
Instruc	tion	j	k	Issue	operands	s complete	Resul	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14	16						
Functio	onal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name			Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer											
	1	Mult1		Yes	Mult	F0	F2	F4		-	Yes	Yes
		Mult2		No								
		Add		Yes	Add	F6	F8	F2		-	Yes	Yes
		Divide	e	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	er resu	lt statu	IS									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
18			FU	Mult1			Add		Divide			

Instruc	tion sta	atus			Read	Executio	ı Write					
Instruct	tion	j	k	Issue	operands	s complete	e Resuli	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9	19						
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14	16						
Functio	nal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name				Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Intege	ər	No								
	0	Mult1		Yes	Mult	F0	F2	F4		_	Yes	Yes
		Mult2		No								
		Add		Yes	Add	F6	F8	F2		-	Yes	Yes
		Divide	Э	Yes	Div	F10	F0	F6	Mult1		No	Yes
Registe	er resul	lt statu	S									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
19			FU	Mult1			Add		Divide			

Instruc	tion sta	atus			Read	Execution	ı Write					
Instruc	tion	j	k	Issue	operands	s complete	Result	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14	16						
Functio	nal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name	è	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Intege	ər	No								
		Mult1		No								
		Mult2		No								
		Add		Yes	Add	F6	F8	F2		-	Yes	Yes
		Divide	Э	Yes	Div	F10	F0	F6			Yes	Yes
Registe	er resu	lt statu	S									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
20			FU				Add		Divide			

Instruc	tion sta	atus			Read	Executio	ı Write					
Instruc	tion	j	k	Issue	operand	s complete	Result	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21							
ADDD	F6	F8	F2	13	14	16						
Functio	onal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name			Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer											
		Mult1		No								
		Mult2		No								
		Add		Yes	Add	F6	F8	F2		_	Yes	Yes
		Divide	е	Yes	Div	F10	F0	F6		_	Yes	Yes
Registe	Register result status											
Clock	<			F0	F2	F4	F6	F8	F10	F12		F30
21			FU				Add		Divide			

Instruct	tion sta	atus			Read	Executio	ı Write					
Instruct	tion	j	k	Issue	operand	s complete	e Resul	t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21							
ADDD	F6	F8	F2	13	14	16	22					
Functio	nal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name	<u>,</u>	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Intege	ər	No								
		Mult1		No								
		Mult2		No								
		Add		No								
	40	Divide	e	Yes	Div	F10	F0	F6		-	Yes	Yes
Registe	Register result status											
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
22			FU						Divide			

Instruction status					Read	Executio	ı Write					
Instruction j k		Issue	operand	s complete	e Resul	t						
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE FO		F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21	61						
ADDD	F6	F8	F2	13	14	16	22					
Functio	onal un	it statu	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name		Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer			No									
Mult1			No									
Mult2			No									
Add			No									
	0	Divide	e	Yes	Div	F10	F0	F6		-	Yes	Yes
Registe	er resu	lt statu	IS									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
61			FU						Divide			

Instruct	tion sta	atus			Read	Executio	or Write					
Instruction j k			Issue	operands complete Result								
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTE	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21	61	62					
ADDD	F6	F8	F2	13	14	16	22					
Functio	nal un	it statı	IS			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time Name			Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer			No									
Mult1			No									
Mult2			No									
		Add		No								
	0	Divid	е	No								
Registe	er resu	lt statu	IS									
Clock	(F0	F2	F4	F6	F8	F10	F12		F30
62			FU									

Limitations of Scoreboard-1

• ILP

 If we can't find independent instructions to execute, scoreboard (or any dynamic scheduling scheme for that matter) helps very little.

• Size of the "issued" queue

- This determines how far ahead the CPU can look for instructions to execute in parallel.
- It's called the window.
- For now, we assume that a window can not span a branch.
- In other words, the window includes instructions only within basic blocks.

Limitations of Scoreboard-2

- Number, types, and speed of the functional units
 - This determines how often a structural hazard results in stall.
- The presence of anti-dependences and output dependences
 - WAR and WAW hazards limit the scoreboard more than RAW hazards, lead to WAR and WAW stalls.
 - RAW hazards are problems for any technique.
 - But WAR and WAW hazards can be solved in ways other than scoreboards.