Computer Architecture
----A Quantitative Approach

College of Compute of Zhejiang University

CHEN WEN ZHI

chenwz@zju.edu.cn
Room 511, CaoGuangBiao BLD
Instruction Set Architecture

Applications
Operating System
Compiler
Firmware
Instruction Set Processor
I/O System
Datapath & Control
Digital Design
Circuit Design
Layout

Assembly Language
Instruction Set Architecture
Machine Language
Instruction Set Design Tasks

- Classifying Instruction Set Architectures
- Memory Addressing
- Operations in the Instruction Set
- Type and Size of Operands
- Encoding an Instruction Set
- Optimizing an Instruction Set
Recall: The Design Engineering

- Evaluate Existing Systems for Bottlenecks
- Simulate New Designs and Organizations
- Implement Next Generation System
- Workloads
- Implementation Complexity
- Benchmarks
- Technology Trends
- Quantitative principle
- Requirements
Important step for ISA design

- To analyze and evaluate the existing machines with a large collection of programs before making architectural decisions.

- Compare with research/graduate project
  - reading a large amount of materials in the area
  - evaluating or classifying the existing methods
  - make your focus and your work plan
  - implement your ideas
  - write the report: summary of your work
Recall: Three application area

- **Desktop Computing**
  - emphasizes performance of programs with integer and floating-point data types, with little regard for program size of processor power consumption
  - integer /floating-point programs

- **Servers**
  - used primarily for databases, file server and Web applications, plus some time-sharing applications for many users.
  - Time-sharing applications for many users
  - FP performance is less important than that of integer/strings

- **Embedded Applications**
  - value cost and power, so code size is important because less memory is both cheaper and lower power
  - code size
2.2 Classifying Instruction Set Architectures

The type of internal storage in CPU

- **stack**
  - The operands are implicitly on the top of the stack: B5000

- **accumulator**
  - One operand is implicitly the accumulator: PDP-8

- **GPR (General-Purpose Register) architecture**
  - Have only explicit operands—either registers or memory locations
  - 1975—now all machines use general purpose registers
Three general types of GPR

Max number of operands in ALU instruction.
Total memory-address operands in ALU instruction

- **Register-Register (0) ------ Load/Store**
  - Data must be explicitly moved between registers and memory.
  - ALU operations use register operands only.
  - Usually 3 operands, all in registers.

- **Register-Memory (1)**
  - Operations occur between register and memory (one operand in memory).
  - Usually 2 operands, one in a register (src and dest) and one in memory (src only).

- **Memory-Memory (2~3)**
  - May have 2 or 3 operands in memory (VAX).
# Examples of Computers

<table>
<thead>
<tr>
<th>Number of Memory addresses</th>
<th>Maximum num. of operands allowed</th>
<th>Type of Architecture</th>
<th>Examples</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>3</td>
<td>Load-store</td>
<td>Alpha, ARM, MIPS, PowerPC, SPARC, superH, TM</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>Reg-Mem</td>
<td>IBM360/370, Inter80x86, Ti TM Motorola 6800,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Mem-Mem</td>
<td>Vas(aoso has three-operands formats)</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>Mem-Mem</td>
<td>Vas(aoso has three-operands formats)</td>
</tr>
</tbody>
</table>
Operand location for 4 ISA classes
**Code sequence of C=A+B**

<table>
<thead>
<tr>
<th>Stack</th>
<th>Accum</th>
<th>Mem-mem</th>
<th>Reg-mem</th>
<th>Reg-reg</th>
</tr>
</thead>
<tbody>
<tr>
<td>Push A</td>
<td>Load A</td>
<td>Add C, A, B</td>
<td>Load R1, A</td>
<td>Load R1, A</td>
</tr>
<tr>
<td>Push B</td>
<td>Add B</td>
<td></td>
<td>Add R1, B</td>
<td>Load R2, B</td>
</tr>
<tr>
<td>Add</td>
<td>Store C</td>
<td></td>
<td>Store C, R1</td>
<td>Add R3, R1, R2</td>
</tr>
<tr>
<td>Pop C</td>
<td></td>
<td></td>
<td></td>
<td>Store C, R3</td>
</tr>
</tbody>
</table>

*MIPS is one of these: this is what we’ll be learning*
Why are GPR ISAs so popular?

- Registers are faster than memory.
  - Memory traffic is reduced, so the program is speed up (since registers are faster than memory).

- Registers can hold variables.
  - Registers are easier for a compiler to use: e.g., \((A\times B) - (C\times D) - (E\times F)\) can do multiplies in any order vs. stack.

- Code density improves (since register named with fewer bits than memory location).
ISA metrics

- **Code density**: How much space does a program require?
- **Instruction count**: How many instructions are necessary for a specific task?
- **Instruction complexity**: How much decoding is necessary to interpret an instruction?
- **Instruction length**: Is length dependent on the type of instruction and addressing mode?
- **Other metrics**: Encoding Complexity, CPI
### Pros and Cons of the three GPR computers

<table>
<thead>
<tr>
<th>Metrics</th>
<th>Reg-Reg</th>
<th>Reg-mem</th>
<th>Mem-mem</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Code density</strong></td>
<td>lowest</td>
<td>Higher</td>
<td>Highest</td>
</tr>
<tr>
<td><strong>Instruction count</strong></td>
<td>Largest</td>
<td>Large</td>
<td>small</td>
</tr>
<tr>
<td><strong>Instruction complexity</strong></td>
<td>Simplest</td>
<td>Complex</td>
<td>most complex</td>
</tr>
<tr>
<td><strong>Instruction length</strong></td>
<td>Fixed</td>
<td>variable</td>
<td>Large variation</td>
</tr>
<tr>
<td><strong>Encoding complexity</strong></td>
<td>Fixed,</td>
<td>Hybrid</td>
<td>Variable</td>
</tr>
<tr>
<td><strong>CPI</strong></td>
<td>small</td>
<td>middle</td>
<td>Large variation</td>
</tr>
</tbody>
</table>

- Computers with fewer alternatives simplify the compiler’s task.
- The number of registers also affects the instruction size.
2.3 Memory Addressing

- How memory addresses are interpreted?
- How the memory addresses are specified?
Memory Organization

- Viewed as a large, single-dimension array, with an address.
- A memory address is an index into the array
- Can be addressed in
  - **Word**: Easy to implement, not support for non-numerical computing
  - **Bit**: variable length computing, waste of address space
  - **Byte**: Most popular, exists data storage and align problems
    - "Byte addressing" means that the index points to a byte of memory.
Addressed in Words or Bytes

- $2^{32}$ bytes with byte addresses from 0 to $2^{32}-1$
- $2^{30}$ words with byte addresses 0, 4, 8, ... $2^{32}-4$
- Words are aligned
Two different conventions for ordering the bytes within a larger object

Little Endian (Intel)

Big Endian (IBM, Motorola)
Aligned Memory Access

- Aligned address of byte, half-word, word, and double-word
  - byte: X\ldots
  - half-word: X\ldots 0
  - word: X\ldots 0 0
  - double-word: X\ldots 0 0 0

```
\begin{tabular}{cccc}
3 & 2 & 1 & 0 \\
\hline
\end{tabular}
```

```
\begin{tabular}{cccc}
0 & 1 & 2 & 3 \\
\hline
\end{tabular}
```
A misaligned memory access may take multiple aligned memory references.

Even in computers that allow misaligned access, programs with aligned accesses run faster.
Hardware Alignment

- **Alignment network**
  - External alignment: Data exchange between CPU and external storages
  - Internal alignment: Data exchange between CPU’s internal data bus and registers
Addressing Modes (Fig B.6)

Addressing Modes

- Register: Add R4, R3
- Immediate: Add R4, #3
- Displacement: Add R4, 100(R1)
- Register indirect: Add R4, (R1)
- Indexed: Add R3, (R1+R2)
- Direct or absolute: Add R1, (1000)
- Memory indirect: Add R1, @(R3)
- Autoincrement: Add R1, (R2)+
- Autodecrement: Add R1, -(R2)
- Scaled: Add R1, 100(R2)[R3]
Measuring addressing mode

- Addressing modes influence Instruction Set Architecture
  - Significantly reduce instruction counts
  - Add to the complexity of building a computer
  - May increase the average CPI
- So measuring various addressing modes is quite important in helping the architect choose what to include.
Summary: use of memory addressing modes

- Memory indirect: 1% (GCC), 1% (Spice), 6% (Tex)
- Scaled: 0% (GCC), 6% (Spice), 16% (Tex)
- Register Deferred: 3% (GCC), 11% (Spice), 24% (Tex)
- Immediate: 3% (GCC), 17% (Spice), 32% (Tex), 39% (Spice), 43% (Tex)
- Displacement: 6% (GCC), 32% (Spice), 40% (Tex), 55% (Spice)
Register modes, which are not counted, account for one-half of the operand references.

The PC-relative addressing modes, used almost exclusively for branches, are not included.

Displacement mode includes all displacement lengths (8, 16, and 32 bits).

Most popular memory addressing modes are:
- Displacement 42%
- Immediate 33%
- Register indirect 13%
Displacement Addressing Mode

- Provides the means of implementing pointers
- Issue: What is the appropriate displacement field size?
  - Important because it affects instruction length.
Summary of the range of displacement values

- Integer average
- Floating-point average
Data were collected on a computer with 16-bit displacements, so can't tell us about longer displacements.

Data are relative to the policies of compiler optimization.

The graph does not include the sign bit. Most displacements are positive, but a majority of the largest displacements (14+ bits) are negative.

Number of bits needed for displacement values:

- $\leq 12$ bits 75%
- $\leq 16$ bits 99%
- 16~31 bits 1%

Therefore, 12-16 bits is probably sufficient.
Immediate Addressing Mode

- Immediate are mostly used in: arithmetic operations, comparisons, and data moves;
- The last case occurs for constants written in the code—which tend to be small, and for address constants, which tend to be large;

Issue:
- What is the appropriate immediate field size?
- Important because it affects instruction length.
- Support all operations or only a subset?
Percent of instr. which provide immediates

- Loads: 22% (23%)
- ALU operation: 19% (25%)
- All instructions: 16% (21%)

Floating-point average  Integer average
The distribution of immediate values

- Integer average
- Floating-point average

Percentage distribution over integer values from 0 to 15.

Graph shows the comparison between integer and floating-point averages for each integer value from 0 to 15.
Summary of Immediate mode

- percent of instructions which provide immediate addressing mode
  - Integer ALU: 21% 1/5
  - Floating-Point: 16% 1/6

- range of values for immediates
  - <8 Bits: 65%~90%
  - <16 Bits: 82%~99%

Therefore, 8-16 bits is probably sufficient.

Other addressing modes are certainly useful, but are they worth the chip space and design complexity?
2.1 Addressing Modes for Signal Processing

- Several novel addressing modes for DSPs:
  - Modulo or circular addressing mode
  - Bit reverse addressing
    \[X_1X_2X_3\ldots X_n \rightarrow X_nX_2X_3\ldots X_1\]

- There is often a \textit{mismatch} between what programmers and compilers actually use versus what architects expect.
Summary: Memory Addressing

- Support at least 3 addressing mode
  - Register indirect, displacement, immediate
  - Fig B.7, 75%~99%

- The size of the address for displacement mode to be at least 12-16 bits
  - Fig B.8, 75%~99%

- The size of the immediate field to be at least 8-16 bits
  - Fig B.10, 50%~80%
2.5 Type and Size of Operands

- **How is the type of an operand designated?**
  - Encode in the opcode
  - Annotated with tags (interpreted by the hardware)

- **Common used operand types include:**
  - byte(1B), half word(2B), word(4B), single-precision floating point(4B), double-precision floating point(8B)
  - packed decimal, character strings
Frequency of access to different data types

- What types are most popular used which need to be supported by hardware?
- Should the computer have a 64-bit access path, or would taking two cycles to access a double word be satisfactory?
- How important is it to support bytes as primitives?
Most Common Used Data Types Statistics

- double word: 70% (59% floating-point average, 70% integer average)
- word: 29% (26% floating-point average, 29% integer average)
- half word: 5% (0% floating-point average, 5% integer average)
- byte: 10% (1% floating-point average, 10% integer average)
Summary of the usage of integer Data types

- Bytes or half words access accounts for no more than 12% of register references, or roughly 6% of all operand accesses (VAX)

- Use more than one instructions to implement access of bytes and half words (Alpha)

- Double words access frequency will be increased with the development of 64 bits computers
2.6 Operands for Media and Signal Processing

- **Data types used in 2D & 3D images:**
  - Vertex (32-bit floating-point values)
    - x-coordinate, y-coordinate, z-coordinate, w (help with color or hidden surfaces)
  - Triangle (3 vertices)
  - Pixel (32bits)
    - R, G, B, A
  - **Fixed point** (special data type used in DSP, low-cost floating point)
    - Has a binary point just to the right of the sign bit
    - Fixed-point data are fractions between -1 and +1
Summary of Type and Size of Operands

- A new 32-bit architecture to support 8-, 16-, 32-bit integer and 32- and 64-bit IEEE floating-point data.
- A new 64-bit address architecture need to support 64-bit integer.
- Support for decimal data is less clear.
- DSPs need wider accumulating registers than the size in memory to aid accuracy in Fixed-point arithmetic.
Categories of instruction operators:

- Basic instruction operators
  - Arithmetic and logical
  - Data transfer
  - Control

- Special instruction operators
  - Floating point (scientific calculation)
  - Decimal (commercial)
  - String
  - Graphics

- Privileged instruction operators
  - Virtual memory management instructions
  - Operating system call
## Categories of instruction operators and examples of each

<table>
<thead>
<tr>
<th>Operator type</th>
<th>Examples</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic and logical</td>
<td>Integer arithmetic and logical operations: add, subtract, and, or, multiple, divide</td>
</tr>
<tr>
<td>Data transfer</td>
<td>Loads-stores(move instructions on computers with memory addressing)</td>
</tr>
<tr>
<td>Control</td>
<td>Branch, jump, procedure call and return, traps</td>
</tr>
<tr>
<td>System</td>
<td>Operating system call, virtual memory management instructions</td>
</tr>
<tr>
<td>Floating point</td>
<td>Floating-point operations: add, multiple, divide, compare</td>
</tr>
<tr>
<td>Decimal</td>
<td>Decimal add, decimal multiple, decimal-to-character conversions</td>
</tr>
<tr>
<td>String</td>
<td>String move, string compare, string search</td>
</tr>
<tr>
<td>Graphics</td>
<td>Pixel and vertex operations, compression/decompression operations</td>
</tr>
</tbody>
</table>
Instruction Operations

- All machines generally provide a full set of operations for the first three categories.
- All machines **MUST** provide instruction support for basic system functions.
- Floating point instructions are optional but are commonly provided.
- Decimal and string instructions are optional, because they can be easily emulated by sequences of simpler instructions.
- Graphic instructions are optional.
Decide which operations to support

- **Rule of thumb**
  most widely executed instructions are the simple operations of an instruction set. Hence, the implementor of these instructions should be sure to make these fast.

- **Remember** MAKE THE COMMON CASE FAST?

- **How to get the statistic data?**
  usually use benchmarks
The top 10 instructions for the 80x86

<table>
<thead>
<tr>
<th>Rank</th>
<th>80x86 instruction</th>
<th>Integer average</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Load</td>
<td>22%</td>
</tr>
<tr>
<td>2</td>
<td>Conditional branch</td>
<td>20%</td>
</tr>
<tr>
<td>3</td>
<td>compare</td>
<td>16%</td>
</tr>
<tr>
<td>4</td>
<td>Store</td>
<td>12%</td>
</tr>
<tr>
<td>5</td>
<td>Add</td>
<td>8%</td>
</tr>
<tr>
<td>6</td>
<td>And</td>
<td>6%</td>
</tr>
<tr>
<td>7</td>
<td>Sub</td>
<td>5%</td>
</tr>
<tr>
<td>8</td>
<td>Move register-register</td>
<td>4%</td>
</tr>
<tr>
<td>9</td>
<td>Call</td>
<td>1%</td>
</tr>
<tr>
<td>10</td>
<td>Return</td>
<td>1%</td>
</tr>
<tr>
<td></td>
<td>Total</td>
<td>96%</td>
</tr>
</tbody>
</table>
2.8 Operations for Media and Signal Processing

- Some special operations to Support media and signal processing:
  - Single-instruction multiple-data (SIMD), vector (Fig 2.17)
  - Fixed-width operations, performing multiple narrow operations on either a 64-bit or 128-bit ALU
  - Partitioned add
  - Paired single operations
  - Saturating arithmetic (for DSP)
  - Multiply-accumulate (MAC) instruction (for DSP)
2.9 Instructions for Control Flow

- Conditional branches
- Unconditional jumps
- Procedure calls
- Procedure returns

Frequencies of these control flow instructions:

- Conditional branch: 75%
- Unconditional jumps: 6%
- Procedure calls: 8%
- Procedure returns: 19%

Bar chart showing:
- Integer average: 82%
- Floating-Point average: 10%
The destination is specified explicitly in the instruction in the vast majority of cases.

Procedure return is the major exception, since for return the target is not known at compiler time.
How to specify the destination?

- **PC-relative**
  - The target is often near the current instruction, so it requires **fewer bits**
  - **Position independence** (permit the code to run independently of where it is loaded)
  - How to do with procedure return or indirect jump?

- **Register indirect**
  - case or switch
  - virtual functions or methods
  - high-order functions or function pointers
  - dynamically shared libraries
Most displacement can be encoded in 2~7 bits

$\leq 7$ bits: 93%

About 75% of the branches are in the forward direction
Conditional Branch Options

- Since most changes in control flow are branches, deciding how to specify the branch conditions is important.

- Three techniques to specify the branch conditions:
  - **condition code** tests special bits set by ALU operations, possibly under program control.
  - **condition register** tests arbitrary register with the result of a comparison.
  - **compare and branch** compare is part of the branch. Often compare is limited to subset.
## Pros and cons of three methods

<table>
<thead>
<tr>
<th>Name</th>
<th>Examples</th>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Condition Code (CC)</strong></td>
<td>80x86, ARM, PowerPC, SPARC, SuperH</td>
<td>Sometimes condition is set for free</td>
<td>CC is extra state. Condition codes <strong>constrain the ordering of instructions</strong> since they pass information from one instruction to a branch</td>
</tr>
<tr>
<td><strong>Condition register</strong></td>
<td>Alpha, MIPS</td>
<td>Simple</td>
<td>Uses up a register</td>
</tr>
<tr>
<td><strong>Compare and branch</strong></td>
<td>PA-RISC, VAX</td>
<td>One instruction rather than two for a branch</td>
<td><strong>May be too much work per instruction</strong> for pipelined execution</td>
</tr>
</tbody>
</table>
Frequency of different types of compares in conditional branches

<table>
<thead>
<tr>
<th>Condition</th>
<th>Integer Average</th>
<th>Floating-point Average</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not equal</td>
<td>2%</td>
<td>5%</td>
</tr>
<tr>
<td>equal</td>
<td>16%</td>
<td>18%</td>
</tr>
<tr>
<td>Greater than or equal</td>
<td>11%</td>
<td></td>
</tr>
<tr>
<td>Greater than</td>
<td>0%</td>
<td></td>
</tr>
<tr>
<td>Less than or equal</td>
<td>33%</td>
<td>44%</td>
</tr>
<tr>
<td>Less than</td>
<td>34%</td>
<td>35%</td>
</tr>
</tbody>
</table>
Analysis of different types of compares in conditional branches

- Less than (or Equal) branches dominate this combination of compiler and architecture

- Comparisons with 0: \( \geq 50\% \text{ is } =0 \)

  (this leads to third method to specify the branch condition, “compare and branch”)

- A special branch instruction: not only makes comparisons, but also branches

- DSP add repeat instruction to avoid loop overhead.
Procedure invocation options (call & return)

- **State saving** (at a minimum the return address must be saved somewhere)
- **Save registers**
  - Provide a mechanism to save many registers
  - Require the compiler to generate stores and loads for each register saved and restored
- **caller-saving**: Caller saves any registers that it wants to use after the call, then invoke.
- **callee-saving**: first invoke, then callee saves the registers.
Sometimes, caller save must be used

- **Caller save:** store x to a location, which is known by P2.
- **Compiler should discover a called procedure may access register-allocated quantities.** ------complicated by separate compilation.
- **Many compilers conservatively caller save any variable that may be accessed during a call.**
- **Most real systems today use a combination of the two conventions.**
Summary: Instructions for Control flow

- Common used instructions shall be considered firstly: Load, store, add, sub, move R-R, and, shift, =, ≠, branch and etc.

- Conditional branch: displacement 100 \( \leq 2^7 \)
- PC-relative branch: displacement > 8 bits

- PC-relative conditional branches dominate the control instructions.

- Jump and link instruction for procedure call

- Register indirect jump for procedure return;
Encoding affect:
- Size of compiled program
- the implementation of the CPU

Balancing forces:
- From the compiler viewpoint: to have as many registers and addressing modes as possible
- Impact of register size and addressing mode fields on Average instruction size, average program size
- Easy to implement
Key factors for Encoding

- Key Factors
  - The range of addressing modes
  - The degree of independence between opcodes and addressing modes
Three popular choices for instruction encoding

<table>
<thead>
<tr>
<th>Operation &amp; no. of operands</th>
<th>Address specifier1</th>
<th>Address field 1</th>
<th>...</th>
<th>Address specifier n</th>
<th>Address field n</th>
</tr>
</thead>
<tbody>
<tr>
<td>(a) <strong>Variable</strong> (e.g., VAX, Intel 80x86)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operation &amp; no. of operands</td>
<td>Address field 1</td>
<td>Address field 2</td>
<td>Address field 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(b) <strong>Fixed</strong> (e.g., Alpha, ARM, MIPS, PowerPC, SPARC, SuperH)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operation</td>
<td>Address specifier</td>
<td>Address field</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operation</td>
<td>Address specifier1</td>
<td>Address specifier2</td>
<td>Address field</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(c) <strong>Hybrid</strong> (e.g., IBM360/70, MIPS16, Thumb, TI TMS320C54x)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operation</td>
<td>Address specifier</td>
<td>Address field 1</td>
<td>Address field 2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Comparison of three instruction encoding formats

- **Variable length:**
  - Number of operations and addressing modes is big
  - Small program size, high code density, a variety of formats for one instruction

- **Fixed length:**
  - Number of operations and addressing modes is small
  - Large program size, low code density, fixed format, easy to implement

- **Hybrid**
  - Has multiple formats specified by the opcode, adding or or two fields to specify the addressing mode and one or two fields to specify the operand address
Reduced Code Size in RISCs

- New hybrid version of RISC instructions, with both 16-bit and 32-bit instructions.
  - ARM Thumb, MIPS16
- IBM CodePack: compress standard instruction set
  - full 32-bit instruction in instruction cache
  - compressed code kept in main memory, ROM, disk.
  - Hash table (TLB)
- Hitachi: special RISC instruction set for embedded applications.
  - SuperH
2.11 The Role of Compilers

- Understanding compiler technology is critical to designing an effective instruction set.

- Assembly language programming has been largely replaced by compilers which work together with the hardware to optimize performance.

- Therefore, design architectures to be compiler targets.
What features of an architecture lead to high quality code?

What "makes it easy" to write efficient compilers for an architecture?
The Structure of Recent Compilers

- Front end: Transforms high level language into a common intermediate form.
  - Procedure inlining and loop transformations (unrolling).
  - Register allocation, common subexpression elimination, etc.

- High level optimizations

- Global optimizers

- Code generation: Generates assembly or machine language. Machine dependent optimizations (i.e. filling delay slots, instruction reordering.)
About compiler

The goals of compiler
- All valid programs must be compiled correctly
- Fast speed of the compiled code
- Fast compilation, debugging support, interoperability among languages

Multiple-pass structure’s advantage:
- Reduce compiler complexity
- Easy writing a bug-free compiler

Disadvantages:
- Phase-ordering problem
e.g. global common subexpression elimination
Optimizations Classification

- **High-level optimizations**
  - Procedure inlining

- **Local optimizations** within a straight-line code fragment
  - Common subexpression elimination, constant propagation.

- **Global optimizations** extend the local optimizations across branches and introduce a set of transformations aimed at optimizing loops

- **Register allocation** associates registers with operands
  - Calculate expressions, transfer parameters, store variables

- **Processor-dependent optimizations** attempt to take advantage of specific architectural knowledge
The Impact of Compiler Technology on the Architect’s Decisions

- **Two important questions:**
  - How are variables allocated and addressed?
  - How many registers are needed to allocate variables appropriately?

- **Three areas in which current high-level languages allocate the data:**
  - **Stack:** local variables; scalars (single variables)
  - **Global data area:** global variables, constants; arrays
  - **Heap:** dynamic objects; accessed with pointers

- **At least 16 GPRs + separate floating-point registers**
How the Architect Can Help the Compiler Writer?

- The difficulties of compiler
  - Big program size
  - Interactive
  - Complexity of compiler’s structure

- Basic principle of the compiler
  - Make the frequent case fast and the rare case correct
Architect’s Guidelines

- Provide regularity
- **Provide primitives**, not solutions
  - Providing special features that "match" language constructs is NOT a good idea.
  - These features may be good only for a certain language.
  - And, worse, they may match but do more or less than what's required.
- **Simplify trade-offs** among alternatives
  - If there are 20 ways to implement an instruction sequence, it makes it difficult for the compiler writer to choose which is the most efficient.
- provide instructions that bind quantities known at compile time as constants.
Summary for compiler’s role

- At least 16 general-purpose registers
- All supported addressing modes apply to all instructions that transfer data
- Provide primitives instead of solutions
- Simplify trade-offs between alternatives
- **KEEP IT SIMPLE**, *Less is more*
- SIMD extensions are examples of good marketing than that of hardware-software codesign
MIPS emphasizes:

- A simple load-store instruction set
- Design for pipelining efficiency, including a fixed instruction set encoding
- Efficiency as a complier target

MIPS provides a good architectural model for study, because of:

- Popularity of this type of processor
- An easy architecture to understand
Summary of the statistic data from above sections

- **B.2** Use GPRs with a load-store architecture
- **B.3** Addressing modes:
  - displacement(12-16), immediate(8-16), register indirect
- **B.4** Support the data size and types:
  - 8-, 16-, 32-, and 64-bit integers and 64-bit IEEE 754 floating-point numbers
- **B.5** Support the simple instructions:
  - load, store, add, subtract, move register-register, and shift
- **B.6** compare equal, compare not equal, compare less, branch, jump, call, and return
- **B.7** Use fixed instruction encoding
- **B.8** Provide at least 16 GPRs, and all addressing modes apply to all data transfer instructions
MIPS emphasizes

- A simple load-store instruction set
- Design for pipelining efficiency, fixed instruction set encoding
- Efficiency as a compiler target
Registers for MIPS
- R0~R31, F0~F31, a few special registers

Data Types for MIPS
- 8-bit bytes, 16-bit half words, 32-bit words, and 64-bit double words for integer data
- 32-bit single precision and 64-bit double precision for floating point

Addressing Modes for MIPS Data Transfers
- Immediate, displacement
  - (register indirect ~ D=0
    absolute addressing ~ base register=R0)
- PC-relative addressing
**MIPS Register Conventions**

**Conventions**
- This is an agreed upon "contract" or "protocol" that everybody follows.
- Specifies correct (and expected) usage, and some naming conventions.
- Established part of architecture.
- Used by all compilers, programs, and libraries.
- Assures compatibility.

<table>
<thead>
<tr>
<th>Register</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>$0</td>
</tr>
<tr>
<td>R1</td>
<td>$at</td>
</tr>
<tr>
<td>R2</td>
<td>$v0</td>
</tr>
<tr>
<td>R3</td>
<td>$v1</td>
</tr>
<tr>
<td>R4</td>
<td>$a0</td>
</tr>
<tr>
<td>R5</td>
<td>$a1</td>
</tr>
<tr>
<td>R6</td>
<td>$a2</td>
</tr>
<tr>
<td>R7</td>
<td>$a3</td>
</tr>
<tr>
<td>R8</td>
<td>$t0</td>
</tr>
<tr>
<td>R9</td>
<td>$t1</td>
</tr>
<tr>
<td>R10</td>
<td>$t2</td>
</tr>
<tr>
<td>R11</td>
<td>$t3</td>
</tr>
<tr>
<td>R12</td>
<td>$t4</td>
</tr>
<tr>
<td>R13</td>
<td>$t5</td>
</tr>
<tr>
<td>R14</td>
<td>$t6</td>
</tr>
<tr>
<td>R15</td>
<td>$t7</td>
</tr>
</tbody>
</table>

- Constant 0
- Reserved Temp.
- Return Values
- Procedure arguments
- Caller Save Temporaries: May be overwritten by called procedures
MIPS Register Convention (cont.)

- **Important Ones for Now (shaded)**
  - **R0** Constant 0
  - **R2** Return Value
  - **R3** Can use as temporary
  - **R4** First argument
  - **R5** Second argument
  - **R31** Return address
MIPS Addressing Modes

1. Immediate addressing (I-Format)

```
<table>
<thead>
<tr>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>Immediate</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>0</td>
<td>1</td>
<td>10</td>
</tr>
</tbody>
</table>
```

```
addi R1, R0, 10
```

2. Register addressing (R-Format)

```
<table>
<thead>
<tr>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>...</th>
<th>funct</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>0</td>
<td>32</td>
</tr>
</tbody>
</table>
```

```
add R2, R0, R1
```
3. Base addressing (I-Format)

```
lw R1, 100(R2)
```

```
<table>
<thead>
<tr>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

```
Register + Memory

Byte   Halfword   Word
```

```
35  2  1  100
```
MIPS Addressing Modes

4. PC-relative addressing (I-Format)

beq R1, R2, 100

4 1 2 100
5. Pseudodirect addressing (J-Format)

MIPS Addressing Modes

<table>
<thead>
<tr>
<th>op</th>
<th>Address</th>
</tr>
</thead>
</table>

PC

Memory

Word

j 10000

2 10000
# MIPS Operations

(Fig. B.23, pB-37)

<table>
<thead>
<tr>
<th>Example instruction</th>
<th>Instruction name</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD R1,30(R2)</td>
<td>Load double word</td>
<td>Regs[R1] ←&lt;sub&gt;64&lt;/sub&gt; Mem[30+Regs[R2]]</td>
</tr>
<tr>
<td>LD R1,1000(R0)</td>
<td>Load double word</td>
<td>Regs[R1] ←&lt;sub&gt;64&lt;/sub&gt; Mem[1000+0]</td>
</tr>
<tr>
<td>LW R1,60(R2)</td>
<td>Load word</td>
<td>Regs[R1] ←&lt;sub&gt;64&lt;/sub&gt; (Mem[60+Regs[R2]]&lt;sub&gt;0&lt;/sub&gt;)&lt;sup&gt;32&lt;/sup&gt; # # Mem[60+Regs[R2]]</td>
</tr>
<tr>
<td>LB R1,40(R3)</td>
<td>Load byte</td>
<td>Regs[R1] ←&lt;sub&gt;64&lt;/sub&gt; (Mem[40+Regs[R3]]&lt;sub&gt;0&lt;/sub&gt;)&lt;sup&gt;56&lt;/sup&gt; # # Mem[40+Regs[R3]]</td>
</tr>
<tr>
<td>LBU R1,40(R3)</td>
<td>Load byte unsigned</td>
<td>Regs[R1] ←&lt;sub&gt;64&lt;/sub&gt; 0&lt;sup&gt;56&lt;/sup&gt; # # Mem[40+Regs[R3]]</td>
</tr>
<tr>
<td>LH R1,40(R3)</td>
<td>Load half word</td>
<td>Regs[R1] ←&lt;sub&gt;64&lt;/sub&gt; (Mem[40+Regs[R3]]&lt;sub&gt;0&lt;/sub&gt;)&lt;sup&gt;48&lt;/sup&gt; # # Mem[40+Regs[R3]]</td>
</tr>
<tr>
<td>L.S F0,50(R3)</td>
<td>Load FP single</td>
<td>Regs[F0] ←&lt;sub&gt;64&lt;/sub&gt; Mem[50+Regs[R3]] # # 0&lt;sup&gt;32&lt;/sup&gt;</td>
</tr>
<tr>
<td>L.D F0,50(R2)</td>
<td>Load FP double</td>
<td>Regs[F0] ←&lt;sub&gt;64&lt;/sub&gt; Mem[50+Regs[R2]]</td>
</tr>
<tr>
<td>SD R3,500(R4)</td>
<td>Store double word</td>
<td>Mem[500+Regs[R4]] ←&lt;sub&gt;64&lt;/sub&gt; Regs[R3]</td>
</tr>
<tr>
<td>SW R3,500(R4)</td>
<td>Store word</td>
<td>Mem[500+Regs[R4]] ←&lt;sub&gt;32&lt;/sub&gt; Regs[R3]&lt;sub&gt;32..63&lt;/sub&gt;</td>
</tr>
<tr>
<td>S.S F0,40(R3)</td>
<td>Store FP single</td>
<td>Mem[40+Regs[R3]] ←&lt;sub&gt;32&lt;/sub&gt; Regs[F0]&lt;sub&gt;0..31&lt;/sub&gt;</td>
</tr>
<tr>
<td>S.D F0,40(R3)</td>
<td>Store FP double</td>
<td>Mem[40+Regs[R3]] ←&lt;sub&gt;64&lt;/sub&gt; Regs[F0]</td>
</tr>
<tr>
<td>SH R3,502(R2)</td>
<td>Store half</td>
<td>Mem[502+Regs[R2]] ←&lt;sub&gt;16&lt;/sub&gt; Regs[R3]&lt;sub&gt;48..63&lt;/sub&gt;</td>
</tr>
<tr>
<td>SB R2,41(R3)</td>
<td>Store byte</td>
<td>Mem[41+Regs[R3]] ←&lt;sub&gt;8&lt;/sub&gt; Regs[R2]&lt;sub&gt;56..63&lt;/sub&gt;</td>
</tr>
</tbody>
</table>

**Figure B.23** The load and store instructions in MIPS. All use a single addressing mode and require that the memory value be aligned. Of course, both loads and stores are available for all the data types shown.
I-type instruction

<table>
<thead>
<tr>
<th>6</th>
<th>5</th>
<th>5</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode</td>
<td>rs</td>
<td>rt</td>
<td>immediate</td>
</tr>
</tbody>
</table>

Encodes: loads and stores of bytes, half words, words, double words.
All immediate (rt ← rs op immediate)
Conditional branch instructions (rs is register, rd unused)
Jump register, jump and link register
6(rd = 0, rs = destination, immediate = 0)

R-type instruction

<table>
<thead>
<tr>
<th>6</th>
<th>5</th>
<th>5</th>
<th>5</th>
<th>5</th>
<th>6</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode</td>
<td>rs</td>
<td>rt</td>
<td>rd</td>
<td>shamt</td>
<td>funct</td>
</tr>
</tbody>
</table>

Register-register ALU operations: rd ← rs funct rt
Function encodes the data path operation: Add, Sub, …
Read/write special registers and moves

J-type instruction

<table>
<thead>
<tr>
<th>6</th>
<th>26</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode</td>
<td>Offset added to PC</td>
</tr>
</tbody>
</table>

Jump and jump and link
Trap and return from exception

All instructions are encoded in one of three types, with common fields in the same location in each format.
What's the largest immediate value that can be loaded into a register?

<table>
<thead>
<tr>
<th>Name</th>
<th>Field Size</th>
<th>Fields</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6 bits</td>
<td>5 bits</td>
<td>All MIPS instructions 32 bits</td>
</tr>
<tr>
<td>R-format</td>
<td>op</td>
<td>rs</td>
<td>Arithmetic instruction format</td>
</tr>
<tr>
<td>I-format</td>
<td>op</td>
<td>rs</td>
<td>Transfer, branch, immediate format</td>
</tr>
<tr>
<td>J-format</td>
<td>op</td>
<td>target address</td>
<td>Jump instruction format</td>
</tr>
</tbody>
</table>

But, how do we load larger numbers?
Example: \texttt{lui R8, 255}

Transfers the immediate field into the register’s top 16 bits and fills the register’s lower 16 bits with zeros.

\begin{align*}
R8[31:16] &\leftarrow IR[15:0] \quad ; \text{top 16 bits of } R8 \leftarrow \text{bottom 16 bits of the IR} \\
R8[15:0] &\leftarrow 0 \quad ; \text{bottom 16 bits of } R8 \text{ are zeroed}
\end{align*}
Larger Constants?

- We'd like to be able to load a **32 bit constant** into a register.
- Must use 2 instructions: first, new "load upper immediate" instruction
  \[
  \text{lui } \$t0, \quad 1010101010101010
  \]
  
  filled with zeros

- Second, must then get the lower order bits right, i.e.,
  \[
  \text{ori } \$t0, \quad \$t0, \quad 1010101010101010
  \]
Procedure calls

- Steps followed in executing a procedure call:
  - Place parameters in a place where the procedure (callee) can access them
  - **Transfer** control to the procedure
  - Acquire the storage resources needed for the procedure
  - Perform desired task
  - Place results in a place where the calling program (caller) can access them
  - **Return** control to the point of origin
Resources Involved

- Registers used for procedure calling:
  - $a0 - $a3: four argument registers in which to pass parameters
  - $v0 - $v1: two value registers in which to return values
  - $ra: one return address register to return to the point of origin

- Transferring the control to the callee:

  \[ \text{jal ProcedureAddress} \]
  ; jump-and-link to the procedure address
  ; the return address (PC+4) is saved in $ra

- Returning the control to the caller:

  \[ \text{jr $ra} \]
  ; instruction following jal is executed next
### MIPS Register Convention

<table>
<thead>
<tr>
<th>Name</th>
<th>Register number</th>
<th>Usage</th>
<th>Preserved on call?</th>
</tr>
</thead>
<tbody>
<tr>
<td>$zero</td>
<td>0</td>
<td>constant 0</td>
<td>N/A</td>
</tr>
<tr>
<td>$v0-$v1</td>
<td>2-3</td>
<td>values for results and expression evaluation</td>
<td>no</td>
</tr>
<tr>
<td>$a0-$a3</td>
<td>4-7</td>
<td>arguments</td>
<td>yes</td>
</tr>
<tr>
<td>$t0-$t7</td>
<td>8-15</td>
<td>temporaries</td>
<td>no</td>
</tr>
<tr>
<td>$s0-$s7</td>
<td>16-23</td>
<td>saved</td>
<td>yes</td>
</tr>
<tr>
<td>$t8-$t9</td>
<td>24-25</td>
<td>more temporaries</td>
<td>no</td>
</tr>
<tr>
<td>$gp</td>
<td>28</td>
<td>global pointer</td>
<td>yes</td>
</tr>
<tr>
<td>$sp</td>
<td>29</td>
<td>stack pointer</td>
<td>yes</td>
</tr>
<tr>
<td>$fp</td>
<td>30</td>
<td>frame pointer</td>
<td>yes</td>
</tr>
<tr>
<td>$ra</td>
<td>31</td>
<td>return address</td>
<td>yes</td>
</tr>
</tbody>
</table>
Alternative Architectures

- About MIPS as an ISA
  - It’s a simple/small ISA;
  - It emphasizes a small number of instructions, formats, address modes

- Design alternative:
  - Provide more powerful operations, and many of them
  - Goal is to reduce number of instructions executed
  - Danger is a slower cycle time and/or a higher CPI

- Sometimes referred to as “RISC vs. CISC”
  - RISC: Reduced Instruction Set Computing
  - CISC: Complex Instruction Set Computing
CISC vs. RISC

- **CISC (Complex Instruction Set Computer)**
  - Enhance the function of instructions, many kinds of operations, each instruction’s function is strong

- **RISC (Reduced Instruction Set Computer)**
  - Reduce the function of instructions, Provide basic instructions, each instruction’s function is weak

- Two completely different directions for Instruction Set Architectures
Complex Instruction Set Computer

- **Background:** lack of storage resource, emphasize compiler optimization

- **Techniques:** Enhance the function of the instructions, Design some complex instructions, instead of some functions which are originally implemented by software

- CISC example was DEC VAX: min code size, make asm easy *instructions from 1 to 54 bytes long!*
RISC

- Reduce CPI:
  \[ \text{CPUtime} = \text{Instr\_Count} \times \text{CPI} \times \text{Clock\_cycle} \]
- Reduce the instruction set:
  only keep the most basic ones
- Load/Store architecture
- Simple instructions, simple addressing modes, fixed-length instruction format...
A Brief history of RISC

- Load/Store architecture:
  - CDC6600(1963)--CRAY1(1976)
- IBM801(1979年),
  - first RISC computer
- 1980, Patterson(Berkeley) & Ditzel
  - first put forward RISC, RISC-I, II
- 1981, Hennessy(Stanford)
  - MIPS
- Commercial RISC CPU after 1985:
  - MIPS1(1986) & SPARC V1(1987) ...
Some typical high performance RISC CPU

- SUN, SPARC (1987)
- MIPS, SGI: MIPS (1986)
- HP, PA-RISC,
- IBM, Motorola, PowerPC
- DEC, Compaq, Alpha AXP
- IBM RS6000 (1990) first Superscalar RISC
Summary of ISA

- **Architecture** = what’s visible to the program about the machine
  - Not everything in the deep implementation is “visible”
  - The name for this invisible stuff is “the implementation”

- **A big piece of the ISA** = assembly language structure
  - Primitive instructions, execute sequentially, atomically
  - Issues are formats, computations, addressing modes, encoding etc
Summary of ISA

- Two broad flavors:
  - CISC: lots of complicated instructions
  - RISC: a few, essential instructions
- Basically all recent machines are RISC, but the dominant machine of today, Intel x86, is still CISC (though they do RISC tricks in the guts...)
- Example: MIPS
History of ISA

- 60’ Stack----reduce the gap between high-level programming language and machine language.
- 70’ reduce the software cost, replacing software with hardware
- 80’ processor performance → simple ISA
90’s ISA

- Address size doubles: 32bit → 64bit
- Optimization conditional branch via conditional execution
- Optimization of cache performance via prefetch
- Support of multimedia
- Faster floating-point operations
- Long instruction word
- Increased Conditional Execution
Homework
再见，谢谢！