Computer Architecture

Chapter 5 Memory - Hierarchy Design

浙江大学计算机 陈文智 chenwz@zju.edu.cn



Computer Architecture

Chapter 5 Memory - Hierarchy Design

Introduction	390
Review of the ABCs of Caches	392
Cache Performance	406
Reducing Cache Miss Penalty	413
Reducing Miss Rate	423
Reducing Cache Miss Penalty or	
Miss Rate via Parallelism	435
Reducing Hit Time	443
Main Memory and Organizations	for
Improving Performance	448
Memory Technology	454
	Introduction Review of the ABCs of Caches Cache Performance Reducing Cache Miss Penalty Reducing Miss Rate Reducing Cache Miss Penalty or Miss Rate via Parallelism Reducing Hit Time Main Memory and Organizations Improving Performance Memory Technology



5.1 Introduction

· ARE THERE ANY PROBLEM IN THE MEMORY

- Processor-Memory Performance Gap





Who Cares About the Memory Hierarchy?



• 1980: no cache in μ proc; 1995 2-level cache on chip (1989 first Intel μ proc with a cache on chip)



three classes of computers have different concerns in memory hierarchy.

Desktop computers:

•are primarily running one application for single user

•are concerned more with average latency from the memory hierarchy. Servers computers:

•May typically have hundreds of users running potentially dozens of applications simultaneously.

•Are concerned about memory bandwidth.

embedded computers:

•are often use real-time applications.

•Worst-case performance vs Best case performance

•are concerned more about power and battery life.

Hardware vs software

•Running one app & use simple os

•The protection role of the memory hierachy is often diminished.

Main memory very small

often no disk storage



Enhance speed of memory

Component character of hardware:

- Smaller hardware is faster and more expensive
- Bigger memories are lower and cheaper

The goal

•There are speed of smallest memory and capacity of biggest memory

•To provide cost almost as low as the cheapest level of memory and speed almost as fast as the fastest level.

The method enhance speed of memory

By taking advantage of the principle of locality:

- most programs do not access all code or data uniformly
- Temporal Locality (Locality in Time):
- If an item is referenced, the **same item** will tend to be referenced again **soon**
 - Keep most recently accessed data items closer to the processor
- Spatial Locality (Locality in Space):
- If an item is referenced, **nearby items** will tend to be referenced **soon**
 - Move recently accessed groups of contiguous words(block) closer to processor.

The method

- Hierarchies bases on memories of different speeds and size
- The more closely CPU the level is, the faster the one is.
- The more closely CPU the level is, the smaller the one is.
- The more closely CPU the level is, the more expensive.



Memory Hierarchy of a Modern Computer System

By taking advantage of the principle of locality:

- . Present the user with as much memory as is available in the cheapest technology.
- . Provide access at the speed offered by the fastest technology.





What is a cache?

Small, fast storage used to improve average access time to slow memory.

- In computer architecture, almost everything is a cache!
 - Registers "a cache" on variables software managed
 - First-level cache a cache on second-level cache
 - Second-level cache a cache on memory
 - Memory a cache on disk (virtual memory)
 - TLB a cache on page table
 - Branch-prediction a cache on prediction information?





5.2 Review of the ABCs of Caches

36 terms of Cache Cache Virtual memory Memory stall cycles misses per instruction Valid bit **Block** address Write through Instruction cache random replacement Average memory access time n-way set associative Least-recently used

full associative dirty bit block direct mapped data cache hit time cache miss page fault index field page no-write allocate write buffer

write allocate unified cache block offset write back locality address trace set miss rate cache hit tag field miss penalty write stall



Four Questions for Memory Hierarchy Designers

Caching is a general concept used in processors, operating systems, file systems, and applications.

There are Four Questions for Memory Hierarchy Designers

• Q1: Where can a block be placed in the upper level?

(Block placement)

- Fully Associative, Set Associative, Direct Mapped
- Q2: How is a block found if it is in the upper level? (Block identification)
 - Tag/Block
- Q3: Which block should be replaced on a miss?

(Block replacement)

- Random, LRU, FIFO
- Q4: What happens on a write?

(Write strategy)

- Write Back or Write Through (with Write Buffer)



Q1: Block Placement

- Direct mapped
 - Block can only go in one place in the cache
- Note that direct mapped is the same as 1-way set associative, and fully associative is m-way setassociative (for a cache with m blocks).
 - A set is a group of blocks in the cache. Block address MOD Number of *sets* in the cache

e.

- If sets have n blocks, the cache is said to be nway set associative.



Figure 5.4 8-32 Block Placement





Q2: Block Identification

- Every block has an address tag that stores the main memory address of the data stored in the block.
- When checking the cache, the processor will compare the requested memory address to the cache tag -- if the two are equal, then there is a cache hit and the data is present in the cache
- Often, each cache block also has a valid bit that tells if the contents of the cache block are valid



The Format of the Physical Address





Direct-mapped Cache Example (1-word Blocks)







2-Way Set-Associative Cache

- Assume cache has 4 blocks and each block is 1 word
- 2 blocks per set, hence 2 sets per cache , Index





Q3: Block Replacement

- In a direct-mapped cache, there is only one block that can be replaced
- In set-associative and fully-associative caches, there are N blocks (where N is the degree of associativity





Strategy of block Replacement

- Several different replacement policies can be used
 - Random replacement randomly pick any block
 - » Easy to implement in hardware, just requires a random number generator
 - » Spreads allocation uniformly across cache
 » May evict a block that is about to be accessed
 - Least-recently used (LRU) pick the block in the set which was least recently accessed
 - » Assumed more recently accessed blocks more likely to be referenced again
 - » This requires extra bits in the cache to keep track of accesses.
 - First in, first out (FIFO)-Choose a block from the set which was first came into the cache



Q4: Write Strategy

- When data is written into the cache (on a store), is the data also written to main memory?
 - If the data is written to memory, the cache is called a *write-through cache*
 - » Can always discard cached data most up-to-date data is in memory
 - » Cache control bit: only a *valid* bit
 - » memory (or other processors) always have latest data
 - If the data is NOT written to memory, the cache is called a *write-back cache*
 - » Can't just discard cached data may have to write it back to memory
 - » Cache control bits: both *valid* and *dirty* bits
 - » much lower bandwidth, since data often overwritten multiple times
- Write-through adv: Read misses don't result in writes, memory hierarchy is consistent and it is simple to implement.
- Write back adv: Writes occur at speed of cache and main memory bandwidth is smaller when multiple writes occur to the same block.



Write stall

- Write stall ---When the CPU must wait for writes to complete during write through
- Write buffers
 - A small cache that can hold a few values waiting to go to main memory.
 - To avoid stalling on writes, many CPUs use a write buffer.
 - This buffer helps when writes are clustered.
 - It does not entirely eliminate stalls since it is possible for the buffer to fill if the burst is larger than the buffer.



Write buffers





Write misses

• Write misses

- If a miss occurs on a write (the block is not present), there are two options.
- Write allocate
 - » The block is loaded into the cache on a miss before anything else occurs.
- Write around (no write allocate)
 - » The block is only written to main memory » It is not stored in the cache.
- In general, write-back caches use write-allocate , and write-through caches use write-around .



Example

- Assume a fully associative wtrie-back cache with many cache entries that starts empty.below is a sequence of five memory operations(the address is in square brackets):
 - *1* write Mem[100];
 - 2 write Mem[100];
 - 3 Read Mem[200];
 - 4 write Mem[200];
 - 5 write Mem[100];

Answer :

for	no-write	al	locate

for write allocate

What are the number of hits and misses when using no-write allocate versus write allocate?

misses:	1,2,3,5	
hit :	4	
misses:	1,3	
hit :	2,4,5	



Split vs. unified caches

• Unified cache

- All memory requests go through a single cache.
- This requires less hardware, but also has lower performance
- Split I & D cache
 - A separate cache is used for instructions and data.
 - This uses additional hardware, though there are some simplifications (the I cache is read-only).



An example : the Alpha 21264 data cache

 Step4 If one tag does mach, CPU loads the proper
 data from the cache, else from main memory. The 21264 allows 3 clock cycles for these four steps, so the instructions in the following 2 clock cycles would
 ⁽⁵¹² wait if they tried to use the result of the load.

Step1 Cache is divided into 2 fields: the 38 bit block address and the 6-bit block offset(64=2⁶ and 38+6=44).





5.3 Cache performance

Memory System Performance

• CPU Execution time

CPU Execution time=

=(CPU clock cycles + Memory stall cycles)×Clock cycle time

Memory stall cycles = IC × Mem refs per instruction × Miss rate × Miss penalty

$$CPUtime = IC \times \left(CPI_{Execution} + \frac{MemAccess}{Inst} \times MissRate \times MissPenalty \right) \times CycleTime$$

$$CPUtime = IC \times \left(CPI_{Execution} + \frac{MemMisses}{Inst} \times MissPenalty \right) \times CycleTime$$

 $\ensuremath{\text{CPI}}_{\ensuremath{\text{Execution}}}$ includes ALU and Memory instructions



Average Memory Access Time

Average Memory Access Time

Average Memory Access Time= Whole accesses time All memory accesses in program Accesses time on hitting+ Accesses time on miss All memory accesses in program = Hit time + (Miss Rate \times Miss Penalty) = (*HitTime*_{Inst} + *MissRate*_{Inst} × *MissPenalty*_{Inst}) × *Inst*% $(HitTime_{Data} + MissRate_{Data} \times MissPenalty_{Data}) \times Data\%$

$$CPU time = IC \times \left(\frac{AluOps}{Inst} \times CPI_{AluOps} + \frac{MemAccess}{Inst} \times AMAT\right) \times CycleTime$$

Example1: Impact on Performance

• Suppose a processor executes at

- Clock Rate = 200 MHz (5 ns per cycle), Ideal (no misses) CPI = 1.1
- 50% arith/logic, 30% ld/st, 20% control
- Suppose that 10% of memory operations get 50 cycle miss penalty
- Suppose that 1% of instructions get same miss penalty
- What is the CPUtime and the AMAT ?



Example2: Impact on Performance

Assume (p395): Ideal CPI=1 (no misses)

- \cdot L/S's structure . 50% of instructions are data accesses
- Miss penalty is 25 clock cycles
- Miss rate is 2%
- F The total performance is thus:

^C CPU execution time cache =(IC \times 1.0+IC \times 0.75) \times Clock cycle

=1.75 ×IC ×Clock cycle

CPL The performance ratio is the inverse of the execution times

 $\frac{CPU \text{ execution time }_{cache}}{CPU \text{ execution time}} = \frac{1.75 \times IC \times Clock \text{ cycle}}{1.0 \times IC \times clock \text{ cycle}}$

=1.75

The computer with no cache misses is 1.75 time faster.





Example3-2: Impact on Performance

 The average memory access time can be divided into instruction and data accesses:

Average memory access time

Hence, this split cache in this example—which offer two memory ports per clock cycle, thereby avoiding the structural hazard—have a better average memory access time than the single-ported unified cache despite having a worse effective miss rate. =/4%×(1+0.004×100)+ 20%×(1+0.114×100) =(74%×1.38)+(26%×12.36)=1.023+3.214=4.24

Average memory access time_{unified} =74%×(1+0.0318×100)+ 26%×(1+1+0.0318×100) =(74%×4.18)+(26%×5.18)=3.096+1.348=4.44

Example4: Impact on Performance

Assume(408): in-order execution computer. such as the Ultra SPARC III.

- The clock cycles time and instruction count are the same, with or without a cache. Thus, CPU time increases fourfold, with CPI from 1.00 a "perfect cache" to 4.00 with a cache that can miss.
- W Without any memory hierarchy at all the CPI would increase again to 1.0+100×1.5 or 151—factor of almost 40 time longer than a system with a cache.

Now caculating performance using miss rate: CPU time with cache = C = IC × (1.0+(1.5×2%×100)) × Clock cycle time = IC × 4.00 × Clock cycle time



Example5: Impact on Performance

Assume(p409): CPI=2(perfect cache) clock cycle time=1.0 ns

- MPI(memory reference per instruction)=1.5
- Size of both caches is 64K and size of both block is 64 bytes
- One cache is direct mapped and other is two-way set associative.

the former has miss rate of 1 1% the latter has miss rate 1 0% Relative performance is

$$\frac{CPUtime_{2-way}}{CPUtime_{1-way}} = \frac{3.63 \times Instruction \ count}{3.58 \times Instruction \ count} = \frac{3.63}{3.58} = 1.01$$

In contrast to the results of average memory access time, the direct-mapped lesds to slighly better average performance. Since CPU time is our bottom-line evaluation.

CPU time_{1-way}=IC×(2×1.0+(1.5 × 0.014 × 75))=3.58 ×IC CPU time_{2-way} = IC × (2×1.0×1.25+(1.5 × 0.010 × 75)) = 3.63 × IC 20:12



How to Improve

AMAT = HitTime + MissRate × MissPenalty Hence, we organize 17 cache optimizations into four categories:

1.Reduce the miss penalty--5

——multilevel caches, critical word first, read miss before write miss, merging write buffers, and victim caches

2. Reduce the miss rate--5

——larger block size, large cache size, higher associativity, way prediction and pseudoassociativity, and compiler optimizations

3. Reduce the miss penalty and miss rate via parallelism ——non-blocking caches, hardware prefetching, and compiler prefetching

4. Reduce the time to hit in the cache.--4

——small and simple caches, avoiding address translation, pipelined cache access, and trace caches



5.4 Reducing Cache miss penalty

Be continued

- 1. Reduce the miss penalty --5
- 2. Reduce the miss rate
- 3. Reduce the miss penalty and miss rate via parallelism
- 4. Reduce the time to hit in the cache.