第三章 Instruction-Level Parallelism and Its Dynamic Exploitation

陈文智 <u>chenwz@zju.edu.cn</u> 浙江大学计算机学院 2014年10月

3.3.5 Pipelining Control Hazards

Taxonomy of Hazards

- Structural hazards
 - These are conflicts over hardware resources.
- Data hazards
 - Instruction depends on result of prior computation which is not ready (computed or stored) yet
 - OK, we did these, Double Bump, Forwarding path, software scheduling, otherwise have to stall

Control hazards


 branch condition and the branch PC are not available in time to fetch an instruction on the next clock

The Control hazard


–, Cause

- branch condition and the branch PC are not available in time to fetch an instruction on the next clock
- The next PC takes time to compute
- For conditional branches, the branch direction takes time to compute.
- Control hazards can cause a greater and greater performance loss for MIPS pipeline than do data hazards.


Example: Branches



Flow of instructions if branch is taken: 36, 40, 44, 72, ... Flow of instructions if branch is not taken: 36, 40, 44, 48, ...



\Box , The Penalty of Control hazard



\equiv . Dealing with the control hazard


Four simple solutions

• Freeze or flush the pipeline

- Penalty is fixed.
- Can not be reduced by software.
- Predict-not-taken (Predict-untaken)
 - Treat every branch as not taken
- Predict-taken
 - Treat every branch as taken
- Delayed branch
- Note:
 - Fixed hardware
 - Compile time scheme using knowledge of hardware scheme and of branch behavior

(1)Freeze or flush the pipeline

Flow of instructions if branch is not taken: 36, 40, 44, 48, ...



(2) Predict not-taken

Hardware:


- Treat every branch as not taken (or as the formal instruction)
 - When branch is not taken, the fetched instruction just continues to flow on. No stall at all.
 - If the branch is taken, then restart the fetch at the branch target, which cause 3 stall.(should turn the fetched instruction into a no-op)

• Compiler:

 Can improve the performance by coding the most frequent case in the untaken path.

(3)Predict –taken

- Most branches(60%) are taken, so we should make the taken branch more faster. Why not try assuming the branch always taken?
- Hardware
 - Treat every branch as taken (evidence: more than 60% branches are taken)
 - As soon as the branch target address is computed, assume the branch to be taken and begin fetching and executing at the target.
 - Only useful when the target is known before the branch outcome.
 - No advantage at all for MIPS 5-stage pipeline.
- Compiler
 - Can improve the performance by coding the most frequent case in the taken path.



Pipeline status for predict-taken


Branch is taken: 1 stall


44 BEQ R1, R3, 24	IF	ID	EX	MEM	WB		
48 AND R12, R2, R5		IF	idle	idle	idle	idle	
72 LW R4, 50(R7)			IF	ID	EX	MEM	WB
76				IF	ID	EX	MEM
80					IF	ID	EX

Branch is *not* taken: 3 stall

44 BEQ R1, R3, 24	IF	ID	EX	MEM	WB		
48 AND R12, R2, R5		1F	idle	idle	idle	idle	
72 LW R4, 50(R7)			IF	ID	idle	idle	idle
76				IF	idle	idle	idle
48 AND R12, R2, R5)	IF	ID	EX


Modify MIPS Datapath Move the Branch Computation Forward





Result: New & Improved MIPS Datapath





(4) Delayed branch

Good information

- Just 1 cycle to figure out what the right branch address is
- So, not 2 or 3 cycles of potential NOP or stall

Strange news

OK, it's always 1 cycle, and we always have to wait

 And on MIPS, this instruction always executes, no matter whether the branch taken or not taken. (hardware scheme)

Branch delay slot

• Hence the name: branch delay slot

```
branch instruction
sequential successor<sub>1</sub>
```

sequential successor₂

```
sequential successor<sub>n</sub>
branch target if taken
```


Branch delay slots

- The instruction cycle after the branch is used for address calculation , 1 cycle delay necessary
- SO…we regard this as a free instruction cycle, and we just DO IT

Consequence

 You (or your compiler) will need to adjust your code to put some useful work in that "slot", since just putting in a is wasteful

How to adjust the codes?




Example: rewrite the code (a)


Withou	t Branch Delay Slot	With	Branch Delay Slot
Address	Instruction	Addre	ss Instruction
36	NOP	36	NOP
40	ADD R30,R30,R30	0	BEQ R1, R3, 28
44	BEQ R1, 24	-44	ADD R30, R30, R30
48	AND R12, R2, R5	48	AND R12, R2, R5
52	OR R13, R6, R2	52	OR R13, R6, R2
56	ADD R14, R2, R2	56	ADD R14, R2, R2
60		60	
64		64	
68		68	
72	LW R4, 50(R7)	72	LW R4, 50(R7)
76		76	

Flow of instructions if branch is taken: 36, 40, 44, 72, ...
 Flow of instructions if branch is not taken: 36, 40, 44, 48, ...

Example: rewrite the code (b-1)



Example: rewrite the code (b-2)



Schedualing strategy vs. performance improvement

Scheduling strategy	Requirements	Improves performance when?
a. From before branch	Branch must not depend on the rescheduled instruction	Always
b. From target	Must be OK to execute rescheduled instruction if branch is not taken. May need to duplicate instructions.	5 1 5
c. From fall through	Must be OK to execute instruction if branch is taken.	When branch is not taken.
d. place a no-op		No improvement.

Constrains of the delayed branch

- There are restrictions on the instructions that are scheduled into the delay slots
- The compiler's ability to predict accurately whether or not a branch is taken determines how much useful work is actually done.
- For scheduling scheme b and c,
 - It must be O.K. to execute the SUB instruction if the prediction is wrong.
 - Or the hardware must provide a way of cancelling the instruction.

About delayed branch

- Delayed branch are adopted in most RISC processors.
- In general, the length of branch delay is more than 1. However, always just one slot is used due to the compiler complexity.


Summary for control hazard

- Control hazards can cause a greater performance loss than do data hazards.
- In general, the deeper the pipeline, the worse the branch penalty in clock cycles.
- A higher CPI processor can afford to have more expensive branches.
- The efficiency of the three schemes greatly depends on the branch prediction.


3.4 Extending the MIPS Pipeline to Hand Multicycle Operations

Floating-Point Pipeline

It is impractical to require that all MIPS floating point operations complete in one clock cycle (complex logic and/or very long clock cycle)



Multi-cycle FP Pipeline



MULTD	IF	ID	M1	M2	M3	M4	M5	M6	M7	MEM	WB
ADDD		IF	ID	A1	A2	A3	A 4	MEM	WB		
LD			IF	ID	EX	MEM	WB				
SD				IF	ID	ΕX	MEM	WB			

au

Example: blue indicate where data is needed and red when result is available

Multi-cycle FP Pipeline EX Phase

- Example: assume that floating point add, subtract and multiple can be performed in stages while integer and FP divide cannot
- Latency: the number of intervening cycles between an instruction that produces a result and an instruction that uses
- Since most operations consume their operands at the beginning of the EX stage, latency is usually number of the stages of the EX an instruction uses
- Naturally long latency increases the frequency of RAW hazards
- Initiation (Repeat) interval: the number of cycles that must elapse between issuing two operations of a given type

Functional unit	Latency	Initiation interval
Integer ALU	0	1
Data memory (integer and FP loads)	1	1
FP add	3	1
FP multiply (also integer multiply)	6	1
FP divide (also integer divide)	24	25

Example of typical latency of floating point operations

FP Pipeline Challenges

lssues:

- Because the divide unit is not fully pipelined, structural hazards can occur
- Because the instructions have varying running times, the number of register writes required in a cycle can be larger than 1
- > WAW hazards are possible, since instructions no longer reach WB in order
- WAR hazards are NOT possible, since register reads are still taking place during the ID stage
- Instructions can complete in a different order than they were issued, causing problems with exceptions
- Longer latency of operations makes stalls for RAW hazards more frequent

	Clock cycle number															
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
IF	ID	ΕX	MEM	WB												
	IF	ID	stall	M1	M2	M3	M4	M5	M6	M7	MEM	WB				
		IF	stall	ID	stall	stall	stall	stall	stall	stall	A1	A2	A3	A4	MEM	
				IF	stall	stall	stall	stall	stall	stall	ID	ΕX	stall	stall	stall	MEM
	1 IF		IF ID	IF ID stall	IF ID stall M1	IF ID stall M1 M2 IF IF stall ID stall	IFIDstallM1M2M3IFstallIDstallstall	1 2 3 4 5 6 7 8 IF ID EX MEM WB	1 2 3 4 5 6 7 8 9 IF ID EX MEM WB Image: Comparison of the	1 2 3 4 5 6 7 8 9 10 IF ID EX MEM WB IC IC	1 2 3 4 5 6 7 8 9 10 11 IF ID EX MEM WB IC IC	1 2 3 4 5 6 7 8 9 10 11 12 IF ID EX MEM WB IC IC	1 2 3 4 5 6 7 8 9 10 11 12 13 IF ID EX MEM WB IC IC <td>1 2 3 4 5 6 7 8 9 10 11 12 13 14 IF ID EX MEM WB IC IC IC IC IL IC IS 14 IF ID EX MEM WB IC IC<!--</td--><td>1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 IF ID EX MEM WB IC IC<td>1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 IF ID EX MEM WB VB VB</td></td></td>	1 2 3 4 5 6 7 8 9 10 11 12 13 14 IF ID EX MEM WB IC IC IC IC IL IC IS 14 IF ID EX MEM WB IC IC </td <td>1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 IF ID EX MEM WB IC IC<td>1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 IF ID EX MEM WB VB VB</td></td>	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 IF ID EX MEM WB IC IC <td>1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 IF ID EX MEM WB VB VB</td>	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 IF ID EX MEM WB VB VB

Example of RAW hazard caused by the long latency



Write-Caused Structural Hazard

Instruction		Clock cycle number													
		2	3	4	5	6	7	8	9	10	11				
MULTD F0, F4, F6	IF	ID	M1	M2	M3	M4	M5	M6	M7	MEM	WB				
		IF	ID	EX	MEM	WB									
			IF	ID	EX	MEM	WB								
ADDD F2, F4, F6				IF	ID	A1	A2	A3	A4	MEM	WB				
					IF	ID	ΕX	MEM	WB						
						IF	ID	ΕX	MEM	WB					
LD F2, 0(R2)							IF	ID	ΕX	MEM	WB				

- At cycle 11, the MULTD, ADDD and LD instructions will try to write back causing structural hazard if there is only one write port
- Additional write ports are not cost effective since they are rarely used and it is better to detect and resolve the structural hazard
- Structural hazards can be detected at the ID stage and the instruction will be stalled to avoid a conflict with another at the WB
- Alternatively, structural hazards can be handled at the MEM or WB by rescheduling the usage of the write port

WAW Data Hazards

Instruction		Clock cycle number													
	1	2	3	4	5	6	7	8	9	10	11				
MULTD F0, F4, F6	IF	ID	M1	M2	MЗ	M4	M5	M6	M7	MEM	WB				
		IF	D	ΕX	MEM	WB									
			IF	ID	EX	MEM	WB								
ADDD F2, F4, F6				IF	ID	A1	A2	A3	A4	MEM	WB				
					IF	ID	ΕX	MEM	WB						
LD F2, 0(R2)						IF	ID	ΕX	MEM	WB					
							IF	ID	ΕX	MEM	WB				

□ WAW hazards can be corrected by either:

- Stopping the latter instruction (LD in example) at the MEM until it is safe
- Preventing the first instruction from overwriting the register
- Correcting WAW Hazards at cycle 11 is not problematic unless there is an instruction between ADDD and LD that read F2 causing RAW hazard
- WAW hazards can be detected at the ID stage and thus the first instruction can be converted to no-op
- Since WAW hazards are generally very rare, designers usually go with the simplest solution

Detecting Hazards


- Hazards can occur among FP instructions and among FP and integer instructions
- Using separate register files for integer and FP limits potential hazards to just FP load and store instructions
- Assuming all checks are to be performed in the ID phase, hazards can be detected through the following steps:
 - O Check for structural hazards:
 - Wait if the functional unit is busy (Divides in our case)
 - Make sure the register write port is available when needed
 - Oheck for a RAW data hazard
 - Requires knowledge of latency and initiation interval to decide when to forward and when to stall
 - Oheck for a WAW data hazard
 - Write completion has to be estimated at the ID stage to check with other instructions in the pipeline

Data hazard detection and forwarding logic can be derived from values stored at the data stationary between the different stages

MIPS 4000 Pipeline

Implements the MIPS-3 64-bit instruction


- Uses 8 stages pipeline through pipelining instruction and data cache access
- Deeper pipeline allows for higher clock rate but increases load/branch delays



IF: First half of instr. fetch; PC selection, initiation of instruction cache access


- IS: Second half of the instruction fetch completing instruction cache access
- RF: Instr. Decode, register fetch, hazard checking and instr. cache hit detection
- EX: ALU operations, effective address calculation, and condition evaluation
- **DF:** Data fetch, first half of data cache access
- DS: Second half of data fetch, completion of data cache access
- TC: Tag check, determine whether the data cache access hit
- ▲ WB: Write back for loads and register-register operations

Load Delays



- Data value are available at the end of the DS cycle, cause a two cycle delay for load instructions
- Pipelined cache access increases the need for forwarding and complicates the forwarding logic
- A cache miss will stall the pipeline additional one (or more) cycles

Branching Delays



- Branch conditions are computed during EX stage extending the basic branch delay to 3 cycles
- MIPS allows for a single-cycle delay branching and a predict-not-taken strategy for the remaining two branching delay cycles